Accelerating the Nonequispaced Fast Fourier Transform on Commodity Graphics Hardware

Thomas Sangild Sørensen*, Tobias Schaeffter, Karsten Østergaard Noe, and Michael Schacht Hansen

Abstract—We present a fast parallel algorithm to compute the nonequispaced fast Fourier transform on commodity graphics hardware (the GPU). We focus particularly on a novel implementation of the convolution step in the transform as it was previously its most time consuming part. We describe the performance for two common sample distributions in medical imaging (radial and spiral trajectories), and for different convolution kernels as these parameters all influence the speed of the algorithm. The GPU-accelerated convolution is up to 85 times faster as our reference, the open source NFFT library on a state-of-the-art 64 bit CPU. The accuracy of the proposed GPU implementation was quantitatively evaluated at the various settings. To illustrate the applicability of the transform in medical imaging, in which it is also known as gridding, we look specifically at non-Cartesian magnetic resonance imaging and reconstruct both a numerical phantom and an in vivo cardiac image.

Index Terms—Discrete Fourier transforms, magnetic resonance imaging (MRI), parallel algorithms, parallel architectures.

I. INTRODUCTION

This paper describes a parallel implementation of the nonequispaced fast Fourier transform (NFFT) that utilizes modern graphics cards (GPUs) for general purpose computation to achieve a significant speedup compared to even the fastest CPU implementations available. The NFFT is an important transform used in a number of application areas. In medical imaging the adjoint transform $\text{NFFT}^\text{H}$ is often referred to as “gridding” and used particularly in magnetic resonance imaging and computed tomography when the sampled data do not conform to a Cartesian grid [1]–[4]. For non-Cartesian magnetic resonance imaging (MRI) in particular, the speed of the most commonly used reconstruction algorithms is defined primarily by the speed of the gridding and inverse gridding implementations [1], [5]–[7]. Gridding alone can be used to reconstruct non-Cartesian MRI and optimized CPU implementations exist [1]–[3], [8]. For real-time applications using a high number of receiver coils they are however not always sufficiently fast. Both gridding and inverse gridding are applied repeatedly in many iterative reconstruction schemes for fast imaging, e.g., parallel imaging [5] and schemes exploiting temporal and spatial correlations [6]. Unfortunately, many potential applications of these imaging protocols are currently not clinically feasible due to unacceptably long reconstruction times. Thus by reducing reconstruction times significantly, a whole new range of imaging sequences could potentially make their way to clinical practice.

The name “nonequispaced fast Fourier transform” stems from our CPU reference implementation, the open source NFFT library [8], [9]. This name was also chosen in [10], but otherwise it varies between publications and application areas. As described in the NFFT tutorial [8], [9] it is known also as the nonuniform fast Fourier transform [11], the generalized fast Fourier transform [12], the unequally spaced fast Fourier transform [13], the fast approximate Fourier transforms for irregularly spaced data [14], and gridding [1], [3], [4].

II. THEORY

This section is comprised of several subsections. First, we briefly describe the NDFT. This is followed by an introduction to the NFFT. We then briefly review and discuss some overall concepts of general purpose computation on GPUs before analyzing and describing our parallel GPU implementation of the NFFT in the subsequent section.

A. NDFT

Using the notation from [8], [9] let $M$ denote the number of nonequidistant samples $x$ in a given sampling set. Let $f_j$ denote the complex Fourier coefficient corresponding to the sample positioned at $x_j$. Let $N$ denote the set of equidistant Cartesian grid cells of dimension $d$ and let $|N|$ denote the number of cells in this set. For a finite number of complex Fourier coefficients $f_k$ corresponding to grid cells $k$ we are interested in computing

$$f_j = \sum_{k \in N} f_k e^{-2\pi i k x_j} \quad \text{and} \quad \hat{f}_k = \sum_{j=0}^{M-1} f_j e^{-2\pi i k x_j}. \quad (1)$$

The complexity of this computation is $O(M|N|)$ arithmetic operations. If the sampling set is equispaced however and $M = |N|$ this special case can be computed in $O(|N| \log |N|)$ operations using the well known fast Fourier transform (FFT) [15].
**B. NFFT**

The generalization of the FFT to nonequidistant samples is an approximate algorithm consisting of three steps; rolloff correction, an FFT, and a convolution. The FFT is used to transform the input grid to a grid in frequency space. This is followed by a convolution of the computed grid onto the points in the sampling set. The convolution kernel is of fixed size independent of the grid resolution. For convolution rolloff correction (or deapodization) [4] the input grid is initially divided by the Fourier transformed convolution kernel. A formal derivation of the algorithm can be found in [8] and [9]. Outlines of the NFFT and NFFT$^H$ algorithms are shown in Fig. 1. Their complexity is $O[N_S \log[N_N] + M]$ arithmetic operations. An oversampling factor $\sigma \geq 1$ (which is multiplied both to the input grid size and the convolution kernel size $W$) is used to reduce aliasing artifacts. In [4], an oversampling factor of two is suggested and kernel parameters minimizing the average aliasing errors are determined for a range of convolution kernels. It has since been shown that the maximum aliasing error in an image can be maintained at reduced oversampling factors by increasing the convolution kernel size only slightly [3].

Of the three steps in the two algorithms, the FFT and the convolution steps constitute the significant part of the execution time as rolloff correction is merely a division. The NFFT reference library [8], [9] comes with a benchmark application from which we can deduce the relationship between the cost of the overall execution time. By reducing $\sigma$ and increasing $W$ as suggested in [3] the balance is shifted even further towards the convolution step, making it the single most important part to speed up. The aim of this work is exactly this; to significantly improve the convolution (and hereby the entire NFFT and NFFT$^H$) execution times by an efficient parallel GPU implementation.

**C. General Purpose Computation on the GPU**

General purpose computation on the GPU (GPGPU) is still an emerging research area, but many algorithms have been accelerated significantly compared to their CPU counterparts already at present. We refer to the introductory papers [16]–[18] for a thorough overview. Until very recently GPGPU was implemented by exploiting an established application programming interface (API), i.e., OpenGL or DirectX, for computation rather than graphics. One would create an off-screen memory buffer and “render” geometry to invoke computation herein. So-called fragment shaders were programmed to calculate a quadruple (i.e., color) for each pixel in the memory buffer in parallel. One of the most recent GPUs, the GeForce 8800 GTX (Nvidia, Santa Clara, CA), has 128 “stream processors” for these computations. Hence, a significant acceleration can potentially be obtained if a computational problem can be solved in parallel. It has been a limiting factor though to be restricted by graphics APIs designed for rendering rather than computation. Fortunately, this is now changing as both major hardware manufacturers (ATI Technologies, Marham, ON, Canada and Nvidia) have both released new APIs dedicated for GPGPU—namely CTM [19] and CUDA [20]. The GPU can now be used for computation through high-level C-like programming languages without knowledge of graphics programming in general. Although different restrictions do apply in the two APIs, one can consider the GPU as a multiprocessor where each individual processor can read from and write to a shared memory pool.

An important concept when analyzing the performance of a GPU-based algorithm is its arithmetic intensity. This is defined as the “amount of computational work” that is performed per off-chip (global) memory access (e.g., [21]). Applications with high arithmetic intensity are most likely compute bound while a low arithmetic intensity is an indication of a memory bound algorithm. To see why this concept is important, Fig. 2

---

**NFFT algorithm**

**Input:** Complex time domain coefficients $\hat{f}_k$ corresponding to the equispaced grid cells $k$.

**Output:** Approximate complex frequency domain coefficients $\hat{f}_j$ corresponding to the non-equispaced samples $\hat{x}_j$.

1. **Kernel rolloff correction.** Compute $\hat{f}_k$.
   
   Divide $\hat{f}_k$ with the coefficients of the Fourier transformed convolution kernel.

2. **FFT.** Compute $g_k$.
   
   Compute the fast Fourier transform of $\hat{g}_k$.

3. **Convolution.** Compute $f_j$.
   
   Compute the convolution of the complex values $g_k$ at the equispaced grid cells $k$ onto the non-equispaced samples $\hat{x}_j$.

---

**NFFT$^H$ algorithm**

**Input:** Complex frequency domain coefficients $f_j$ corresponding to the non-equispaced samples $\hat{x}_j$.

**Output:** Approximate complex time domain coefficients $\hat{f}_k$ corresponding to the equispaced grid cells $k$.

1. **Convolution.** Compute $g_k$.
   
   Compute the convolution of the complex coefficients $f_j$ at the non-equispaced samples $\hat{x}_j$ onto the equispaced grid cells $k$.

2. **FFT.** Compute $\hat{g}_k$.
   
   Compute the inverse fast Fourier transform of $g_k$.

3. **Kernel rolloff correction.** Compute $\hat{f}_k$.
   
   Divide $\hat{g}_k$ with the coefficients of the Fourier transformed convolution kernel.
shows the execution time of six programs with different arithmetic intensities as a function of the number of instructions. The data making up the figure was obtained using the GPU benchmark suite GPUBench [22]. The figure is comprised of six sub-tests that perform one to six memory cache accesses each (solid lines). Notice the horizontal line segments. They show that for each memory access, a number of “free” computations can be made without influencing the overall execution time if they are independent of the result of the prior memory fetches. Only as the diagonal part of the graph is reached, there is a cost associated to issuing additional instructions. From the figure, we can predict the execution time of an application consisting entirely of memory reads by following the stippled line. Notice that the slope of this line is much steeper than the slope of the diagonal solid line, which constitutes the border between a memory bound and a truly compute bound application. An application with an arithmetic intensity that places it between the stippled line and the solid diagonal line is memory bound, while an application with an arithmetic intensity that places it on (or close to) the diagonal would be compute bound. The performance of a compute bound application will grow with the rapid increase in arithmetic performance from each new generation of GPUs, whereas a memory bound application will increase speed as a function of memory bandwidth, which unfortunately is much slower growing. Whenever possible, one should use on-chip memory (e.g., registers or dedicated fast memory) to avoid the cost of expensive global memory fetches. As it is often impossible to interleave all memory fetches with computations independent of their results, the GPU APIs handle several concurrent threads on each processor. When a thread requires memory access on which the subsequent instruction relies on, the processor will switch to a different thread to avoid being idle. Once the data arrives it can again switch back to the original thread. The number of concurrent threads is determined by the amount of on-chip storage for each processor. We refer to [21] for further discussion of this topic.

To summarize the discussion above, it is crucial to minimize the overall number of memory accesses for a given algorithm in order to obtain maximum performance. Ideally, each memory access should be interleaved with computations independent of its result to hide its cost completely. When at all possible, one should use on-chip memory such as registers for computations as there is no penalizing cost associated to accessing these.

III. NFFT ON THE GPU

As described in the previous section, the NFFT and the NFFT\textsuperscript{TH} consist of three steps each: rolloff correction, the FFT, and a convolution. Prior to this work the convolution step was the far most time consuming and consequently the step we have focused on improving. Its implementation is described shortly. Several GPU accelerated implementations of the FFT have been published previously, e.g., [23]–[26]. In this work, we used the approach described in [24]. As rolloff correction is simply a division at each grid cell, it is straightforward to parallelize.

To analyze and discuss potential parallel convolution algorithms we focus on the convolution step in the NFFT\textsuperscript{TH} algorithm as this makes graphical illustration simpler. With minor modifications only, the algorithms that we deduce are however valid for the NFFT also. Hence, we describe a parallel convolution of a randomly distributed sampling set onto a Cartesian grid. From our previous discussion, it was clear that the arithmetic intensity, i.e., the amount of computation per memory access, is an important factor for the overall performance. We thus analyze the amount of memory access required for each algorithm we describe. Two algorithms will be optimal with respect to either the number of sample reads or the number of grid cell writes—but not both. We consequently introduce instead a novel third algorithm which overcomes this limitation.

The first method to be discussed is a naive parallelization of the conventional CPU approach in which the points from the sampling set are processed one by one and sequentially convolved onto the Cartesian grid. Given \( p \) processors we split the sampling set into \( p \) subsets and let each processor be responsible for the convolution of exactly one subset. Compared to a machine with just one processor, this approach could potentially provide a speedup factor of \( p \). One needs to ensure however that no two processors will attempt to write to the same memory address concurrently as this would produce undefined results. This approach is illustrated in Fig. 3 (left). The overall number of memory accesses required for the \( p \) processors is proportional to \( M + 2WdM \). As previously described, \( W \) denotes the convolution kernel width and \( M \) and \( d \) are the number of samples and data dimension, respectively. The leftmost part of the sum constitutes the number of memory reads used to process the \( M \) samples. The rightmost part of the sum describes the number of memory accesses required to store the result of the convolution. For each sample, the kernel size determines the number of grid cells to write to. The additional factor of 2 follows from the fact that we must accumulate the contribution of the samples. For each grid cell, we thus require both a read and a write to account for each sample. Please note however that support for hardware accelerated additive blending would eliminate this factor 2. The leftmost part of the sum is optimal since each sample is only read once. For the rightmost part of the sum, unfortunately the cost is (close to) optimal for very sparse sampling sets only. As \( M \)
approaches the number of grid cells, we will be updating each cell repeatedly.

The excessive amount of accumulative memory writes in the previous approach leads us to an alternative algorithm in which we only write to each grid cell once. This approach has previously been used for reconstruction of MRI images [26]. Each processor is now responsible for the computing the convolution onto a given grid cell. If the number of cells exceeds the number of processors, each processor computes the convolution onto several cells sequentially. This is illustrated in Fig. 3 (right). A utility input data structure is used to identify the list of sampling points that influence a given grid cell. Alternatively, for certain sampling trajectories this list can be computed online as part of the algorithm. The accumulated value of the convolution of the list entries is written to the associated grid cell. This algorithm requires only the optimal \(|I_N|\) memory writes—one for each Cartesian grid cell. The number of times each sample is read however is determined by the convolution kernel size and data dimension. The total number of sample reads is proportional to \(W^dM\). This is far from optimal even for modest convolution kernel sizes.

The two parallel algorithms presented above have been optimal with respect to either the number of sample reads or the number of grid cell writes. The final algorithm we present can be considered a hybrid of the two previous algorithms that performs well with respect to both the number of memory reads and writes. It is in fact a generalization of the latter of the two previous algorithms to which it reduces in a worst case scenario. In the previous algorithm each processor was responsible for computing the convolution onto a given grid cell. In our generalization, each processor is instead responsible for computing the convolution onto a set of neighboring points, i.e., a rectangular area of the grid. The input data structure which in the previous algorithm mapped each processor to a list of samples from the sampling set is extended to cover all samples that convolve into in the associated rectangle. Each processor now iterates through this list, accessing each sample only once. Each sample is convolved onto the cells in the associated rectangle when it is processed. The key here being that the cells are stored in local on-chip memory, e.g., registers. When the input list has been processed, the registers holding the convolution result are written to global memory. The algorithm is illustrated in Fig. 4. As in the previous algorithm it requires only the optimal \(|I_N|\) global memory writes. We have, however, significantly improved the overall number of sample reads. All samples that are interior to a single rectangular grid area, i.e., samples that do not convolve into other areas, are only read once which is optimal. Some “boundary samples,” i.e., those inside the areas with light or dark grey shading in Fig. 4, convolve into several regions and are consequently read multiple times.

A. Implementation Details

We implemented the hybrid convolution algorithm on an ATI FireStream 2U graphics card with 1 GB of memory through CTM [19] on a PC with 2 GB of memory and an 2.13 GHz dual core processor running Windows XP. The GPU code was written in HLSL, a high-level C-like language, and compiled with the Microsoft FXC compiler shipped with the DirectX 9 SDK [27]. The algorithm requires each processor to write multiple outputs, i.e., scatter. As scatter is currently not supported in HLSL, it was necessary to add the scatter statements manually in the compiled Pixel Shader 3 assembly code [27]. To make this easy, we compute the scatter values and addresses in the HLSL code. To avoid compiler optimizations changing these computations, we insert a multiplication of these with a dummy variable whose value is unknown at compile time. This allows us to quickly insert some “global” code snippets to...
handle the scatter requirements after each compilation. Another limitation induced by the FXC compiler is the number of registers it will allow in the resulting assembler code (currently 32 quadruple floating point values). With our present implementation this limits each processor to handle rectangles of eight complex valued cells. The GPU based convolution using a precomputed kernel for the NFFT is an exception from this statement. Due to lack of registers, we have omitted realizing this specific scenario.

Our GPU implementation of the FFT was obtained by directly translating the source code accompanying [24] to CTM—no attempts were made to reduce the memory bandwidth requirements for the FFT.

Our CPU reference implementation, the open source NFFT library [8], [9], was compiled on a 64 bit Linux machine running Fedora Core 6 on an Intel Xeon 2.33 GHz dual core processor with 4 GB of memory. All optimization flags were turned on.

B. Preprocessing

The GPU-based NFFT^{H} algorithm described above requires a preprocessing step to build an essential data structure: the mapping from each processor id to the set of sample points that convolve onto any grid cell the processor is responsible for updating. As the driving force for this work was non-Cartesian magnetic resonance image reconstruction we have chosen a data representation that performs best with sample trajectories common in this scenario (spiral and radial trajectories). A different representation should be developed for optimal performance if sample points were randomly distributed. We notice that series of successive sampling points convolve into a given rectangle on the Cartesian grid. We thus store each of these series by the sample index to the first sample followed by the number of successive samples. This representation is a compressed data format that reduces memory bandwidth by retrieving a set of sample indices by a single memory access. For the convolution step in the NFFT algorithm (as opposed to the NFFT^{H}) the mapping is between processor ids and sets of grid cells. We then store rows or columns of grid cells in a similar encoding. In either case the data structure can be computed in time $O(M+|J_N|)$, i.e., it is linearly dependent on the number of samples and the image size.

Density compensation was performed prior to initiating NFFT^{H} computations by multiplication of the sample values and density weights. This could be done on either the CPU or GPU.

The CPU reference benchmark application also utilizes an optimization that is linear in the number of samples with respect to time: The convolution kernel is precomputed and accessed through a lookup table. A precomputed kernel can also be selected in our GPU algorithm depending on the desired configuration.

C. Optimizations

In most previous work on the non-Cartesian Fourier transform, it has been customary to precompute the convolution kernel and store it in a lookup table. This has been the preferred approach on the GPU also. A precomputed kernel provides freedom to use any kernel shape without changing the speed of the convolution. However, it also constitutes an additional memory bandwidth load, which we are trying to reduce. As an alternative, we also implemented the hybrid convolution algorithm to use a Gaussian kernel or a Kaiser–Bessel kernel computed online. When computing the kernel online on a GPU operating on quadruple data, it is important to express computations to utilize such vector operations whenever possible. Unfortunately, the ATI FireStream 2U GPU allows the exponential in the Gaussian kernel to be computed only on scalar values. It thus has to be repeated for each component of the vector. The Kaiser–Bessel kernel on the other hand, consists mostly of multiplications and additions, which can easily be implemented using the quadruple vector operations.

Just as we have a choice of either pre- or online computation of the kernel, the same can be said about the samples’ positions when the sampling trajectory is known (as for e.g., spiral or radial MRI). By computing the sample positions online we effectively halve the memory bandwidth required to access the samples. Moreover, when fetching a quadruple of data from memory containing a sample’s position and complex value, the sample position is required immediately afterwards to compute the convolution, which is dependant on the distance between the sample point and the grid cell positions. A lot of thread switching could potentially be avoided if we instead computed the sample position while independently looking up its associated sample value (for free). This optimization is only relevant for the convolution in the NFFT^{H} computation. In this case, each processor is iterating over a potentially large number of sample points. For the convolution in the NFFT algorithm, the position of the grid cells are known from our data structure encoding.

D. Experiments

We implemented the proposed hybrid GPU implementation of the NFFT and the NFFT^{H} algorithms and compared its speed to the CPU reference implementation. Consistently with this reference we chose an oversampling factor $\sigma=2$ and kernel width $W=4$ for these tests. Performance is reported for both spiral and radial trajectories with several convolution kernels at image and sample resolutions of $128^2$, $256^2$, and $512^2$ keeping the number of samples and the number of grid cells equal. We also evaluated the performance implications for the varying optimizations suggested above.

E. MRI Application

We applied the proposed algorithm to non-Cartesian MRI of a numerical phantom and an in vivo acquisition.

The phantom was sampled using two non-Cartesian MRI trajectories; radial and spiral. The trajectories were designed to conform to the specifications of typical gradient hardware. Specifically for the spirals, a maximum gradient strength of 40 mT/m and a slew rate of 140 T/m/s were used. The spiral trajectories had approximately constant angular velocity at the center of $k$-space and close to constant linear velocity at the edges of $k$-space. A smooth transition between constant angular and constant linear velocities was used [28]. The radial acquisitions were sampled equidistant along each radial $k$-space profile.
The \textit{in vivo} cardiac MRI dataset was acquired using a radial acquisition. The sequence used was a steady state free precession acquisition with TR $= 3.03$ ms and TE $= 1.51$ ms. The matrix size was $128 \times 128$ pixels, field-of-view was 320 mm and 128 projections were acquired. Each projection was oversampled along the readout direction by a factor of two.

IV. RESULTS

CPU and GPU performance measurements of the NFFT and NFFT$^H$ implementations can be seen in Tables I–IV. In Tables I–III, we used an oversampling factor $\sigma = 2$ and a kernel width $W = 4$ for all measurements corresponding to the default settings of the CPU-based NFFT benchmark application. In Tables I–II, all sample positions were fetched from memory. In Table III, we report the impact of our proposed optimization of the NFFT$^H$ convolution, i.e., computing the sample trajectories online. The execution time of the different steps of the algorithm can be found in columns and the performance for the most the numbers are based on a setting in which we computed both a convolution and an FFT.

Table IV shows the effect of varying the oversampling factor and kernel width for a radial acquisition. The column “Sum” denotes the execution time and acceleration factor for performing both a convolution and an FFT.

Fig. 6 compares the reconstruction of a numerical MRI phantom on the CPU and GPU using the NFFT$^H$ algorithm, i.e., gridding. We selected the best performing GPU configurations: spiral trajectories fetched from memory and radial trajectories computed online both with a $4 \times 4$ Gaussian kernel computed online. On the CPU, we used a precomputed Kaiser–Bessel kernel of the same width. To the eye there are no noticeable differences in the images. This is also true for the \textit{in vivo} cardiac MRI example provided in Fig. 7. A quantitative evaluation of the reconstruction quality for various settings is presented in Table V. The table evaluates the reconstructions of both the numerical phantom and the \textit{in vivo} cardiac acquisition shown in Figs. 6 and 7. The table lists the root mean square (rms) errors of the reconstruction computed on the CPU and the GPU, respectively, compared to reference images obtained from a double precision CPU implementation of the NDFTH$^H$. To challenge our GPU implementation the most the numbers are based on a setting in which we computed online both a Gaussian kernel and the sample trajectories. The CPU reconstruction utilized a Gaussian kernel lookup table for comparison. Kernel control parameters were chosen according to [4]. Fig. 8 shows a difference image between a CPU and GPU reconstruction of the numerical phantom. The images differ only by random noise at a magnitude of $10^{-6}$.

### Table I

**Speed Measurements for the NFFT Algorithm on the CPU and the GPU for Different Matrix Sizes and Sampling Trajectories. Oversampling Factor $\sigma = 2$ and Kernel Size $W = 4$ was Used for All Measurements. Reported Times are Measured in Seconds**

<table>
<thead>
<tr>
<th>NFFT - trajectories computed offline</th>
<th>Convoluition</th>
<th>FFT</th>
<th>Deapodization</th>
<th>Total</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>G</td>
<td>L</td>
<td>KB</td>
<td></td>
</tr>
<tr>
<td>Spiral trajectory</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>128x128 samples/matrix</td>
<td>CPU</td>
<td>3.3e-2</td>
<td>1.7e-3</td>
<td>7.6e-4</td>
</tr>
<tr>
<td></td>
<td>GPU</td>
<td>1.0e-3</td>
<td>1.3e-3</td>
<td>3.6e-3</td>
</tr>
<tr>
<td></td>
<td>Factor</td>
<td>33</td>
<td>25</td>
<td>0.5</td>
</tr>
<tr>
<td>256x256 samples/matrix</td>
<td>CPU</td>
<td>1.7e-4</td>
<td>1.6e-3</td>
<td>3.0e-3</td>
</tr>
<tr>
<td></td>
<td>GPU</td>
<td>3.5e-3</td>
<td>4.0e-3</td>
<td>1.1e-2</td>
</tr>
<tr>
<td></td>
<td>Factor</td>
<td>49</td>
<td>43</td>
<td>1.5</td>
</tr>
<tr>
<td>512x512 samples/matrix</td>
<td>CPU</td>
<td>1.0e-0</td>
<td>7.2e-2</td>
<td>1.2e-2</td>
</tr>
<tr>
<td></td>
<td>GPU</td>
<td>1.3e-2</td>
<td>1.5e-2</td>
<td>4.5e-2</td>
</tr>
<tr>
<td></td>
<td>Factor</td>
<td>77</td>
<td>67</td>
<td>1.6</td>
</tr>
</tbody>
</table>

| Radial trajectory                   |             |     |               |       |
| 128x128 Samples/matrix              | CPU         | 3.3e-2 | 1.7e-3 | 7.6e-4 | 3.7e-2 |
|                                    | GPU         | 1.4e-3 | 1.8e-3 | 2.9e-3 | 1.7e-3 | 4.9e-3 | 5.3e-3 |
|                                    | Factor      | 24   | 18  | 0.6  | 4.0  | 8    | 7    |
| 256x256 Samples/matrix              | CPU         | 1.7e-4 | 1.6e-3 | 3.0e-3 | 1.9e-1 |
|                                    | GPU         | 5.0e-3 | 5.8e-3 | 1.1e-2 | 5.2e-4 | 1.7e-2 | 1.8e-2 |
|                                    | Factor      | 34   | 29  | 1.5  | 5.8  | 11   | 11   |
| 512x512 Samples/matrix              | CPU         | 1.0e-0 | 7.2e-2 | 1.2e-2 | 1.2e-0 |
|                                    | GPU         | 1.8e-2 | 2.1e-2 | 4.4e-2 | 2.2e-3 | 6.8e-2 | 7.0e-2 |
|                                    | Factor      | 56   | 48  | 1.6  | 5.5  | 18   | 17   |
TABLE II
SPEED MEASUREMENTS FOR THE NFFT\(^H\) ALGORITHM ON THE CPU AND THE GPU FOR DIFFERENT MATRIX SIZES AND SAMPLING TRAJECTORIES. OVERSAMPLING FACTOR \(\sigma = 2\) AND KERNEL SIZE \(W = 4\) WAS USED FOR ALL MEASUREMENTS. REPORTED TIMES ARE MEASURED IN SECONDS.

<table>
<thead>
<tr>
<th>Matrix Size</th>
<th>CPU</th>
<th>GPU</th>
<th>Deapolarization</th>
<th>Total</th>
</tr>
</thead>
<tbody>
<tr>
<td>128x128</td>
<td>3.8e-2</td>
<td>3.8e-2</td>
<td>7.5e-4</td>
<td>4.0e-2</td>
</tr>
<tr>
<td>256x256</td>
<td>1.9e-1</td>
<td>5.2e-3</td>
<td>3.0e-3</td>
<td>2.1e-1</td>
</tr>
<tr>
<td>512x512</td>
<td>1.3e-2</td>
<td>1.8e-2</td>
<td>4.5e-2</td>
<td>6.4e-2</td>
</tr>
</tbody>
</table>

V. DISCUSSION

The main contribution of this paper is a GPU-accelerated implementation of the convolution step in the NFFT and NFFT\(^H\) algorithms. Significant improvements in speed of up to a factor of 85 were achieved compared to our CPU reference implementation. As the convolution step was previously the predominant component in the NFFT and NFFT\(^H\) algorithms with respect to reconstruction times, up to twenty-fold reductions in the overall reconstructions times were achieved. For spiral imaging, we achieved convolution speedup factors of 85 and 77 using Gaussian kernels on image and sample sizes of 512\(^2\). At resolution 128\(^2\) these speedup factors were 54 and 49, and for a resolution of 256\(^2\) they were 35 and 33. For radial imaging, the best performance was obtained when computing the trajectories online for the NFFT\(^H\) algorithm. At resolution 512\(^2\) the speedup factors were 85 and 56, at resolution 256\(^2\) they were 48 and 34, and at a resolution of 128\(^2\) they were 27 and 24. Performance was thus comparable for radial and spiral imaging at their respective optimal configurations. Generally speaking, the more samples to convolve, the larger an acceleration factor was obtained. From Table IV, it can be observed that the acceleration factor is also influenced by the effective kernel size \((\alpha W)\).
Again, the larger $\alpha W$, the larger the acceleration factor. Another general observation is that it pays off computing the convolution kernel online, particularly when using a Gaussian kernel. Even though the difference is marginal only for the Kaiser–Bessel kernel it is still advantageous as it increases the arithmetic intensity of the algorithm. It did not pay off computing the spiral trajectories online however. From this we can conclude that it is advantageous to compute online only the simplest trajectories, e.g., equidistant radial sampling.

The FFT and deapodization steps generally experienced a modest speedup of 1.5–6.0 at image sizes $256^2$ and $512^2$. The FFT however did halve its performance at resolution $128^2$. This is the result of a severely memory bound implementation of the FFT adopted directly from [24] without much optimization. It would be worth investigating a more efficient GPU implementation of the FFT as it is now the limiting factor in the reconstruction. Furthermore, since the FFT implementation is memory bound it will likely be even more dominant on future generations of hardware. As previously stated this work was implemented using the programming API CTM [19]. Recently, an alternative has appeared, namely CUDA [20]. CUDA ships with a highly optimized GPU implementation of the FFT that outperforms our implementation with at least a factor of 5. This shows that it is indeed possible to implement a faster FFT on a commodity GPU.
On the CPU the convolution operation constitute 80%–95% of the NFFT and NFFT\(^H\) execution times \((\alpha = 2, W = 4)\). On the GPU on the other hand, our proposed convolution algorithm is between two and four times as fast as our FFT. Hence, the FFT is now the limiting component of the algorithms. For the best overall performance it is important to balance the cost of the convolution and the FFT. This can be achieved by reducing the oversampling factor while increasing the kernel size. In [3], was shown that this can be done while maintaining the maximum aliasing amplitude for a given kernel. Table IV shows a rather exaggerated example setting \(\alpha = 2/W = 3\) and \(\alpha = 1/W = 4\), respectively. The convolution acceleration factor is lower for the latter case as \(\alpha W\) takes the lowest value. However, the overall acceleration factor is maintained due to the shift in balance between the convolution and the FFT. The overall acceleration factor would even have increased had the kernel size been chosen such that \(W > 4\) in the latter case.

GPUs currently operate with single precision floating point values (support for double precision has been announced for future generations of hardware). We must emphasize that the CPU reference library operates on double precision numbers only. Unfortunately, it is not straightforward to modify the code to use single precision floating point values instead. Since all CPU speed measurements were performed on a 64-bit machine however, the execution time differences between single and double precision is limited.

A quantitative evaluation of the accuracy of our GPU NFFT\(^H\) implementation was included in Table V showing no significant differences between the CPU and GPU reconstruction errors for any tested combination of oversampling factors and kernel widths. The marginally better GPU reconstructions are likely due to the fact that kernel weights are computed based on actual distances and not read from a discrete lookup table. From Fig. 8, it can be concluded that the error increases with the distance from the center. When choosing a sufficient oversampling factor and kernel size the rms error is very low and shows that single precision reconstruction is adequate in the examples chosen here. It is perceivable however that if the MRI data was acquired with more meaningful bits (e.g., in a 3-D acquisition) that single precision would prove inadequate. Consequently, care should be taken to test that single precision reconstruction is sufficient for any new type of input data. From the in vivo rms errors, it is also evident that the reconstruction error is well below the general noise level for most of the selected reconstruction settings.

To utilize the GPU convolution algorithm, a small initial cost to setup our data structures prior to the reconstruction is necessary. For non-real-time scans, this raises no concern as the data structures can simply be computed prior to or during the acquisition. For real-time applications, we must assume that the data structure remains constant during acquisition and reconstruction to be reused over and over. Fortunately, the imaging plane position and orientation can be chosen freely without changing the data structure as the trajectories of the sample points are (or can be) expressed in coordinates relative to the imaging plane axes. However, changing certain acquisition parameters (e.g., the field-of-view) or reconstruction parameters \((\alpha\) and \(W\)) requires recomputation of the data structure. If a specific application cannot tolerate a brief stall in the reconstruction due to changing one such parameter, we suggest precomputing the data structure for a number of predefined settings, which can then to be stored on the host computer and uploaded to the GPU when required. This compares somewhat to previous CPU strategies for precomputing convolution kernel values per sample for a given set of trajectories [29]. We have not attempted any optimization of our preprocessing step but report a few observed running times nonetheless. For data containing \(128^3\), \(256^2\), or \(512^2\) samples the preprocessing costs are 0.1s/0.04s, 0.4s/0.2s, and 1.4s/0.9s for the NFFT and NFFT\(^H\) algorithms, respectively.

Previous implementations of the NFFT\(^H\) on the GPU have been restricted to the approach sketched to the right in Fig. 3 due to restrictions in OpenGL and DirectX [26]. Consequently only a four-fold increase in performance compared to the GPU could be obtained. The dedicated programming APIs for general purpose computation on GPUs that have recently emerged have fortunately removed most of the restrictions that have previously been hindering effective, compute bound algorithms in being implemented [19], [20]. The work presented in this paper thus constitutes one of the first algorithms to take advantage of these new opportunities. To verify that we are indeed compute bound in the proposed convolution algorithm we repeated some of our measurements at GPU memory and clock settings running at half speed. This confirmed our hypothesis since the speed of the convolution was reduced by up to 90% when decreasing the clock speed 100%, whereas reducing memory speed to half resulted in down to a 5% reduction in performance only.

In our convolution implementation, we were somewhat restricted by the DirectX 9 FXC compiler in that it only allows compilations of programs that will result in assembly code consisting of no more than 32 temporary registers. The GPU used in this work supported many more registers however. It will be interesting to get around this limitation in the future, as we most...
likely could not choose the optimal number of grid cells to associate each processor due to this restriction. A related discussion is the impact of nonuniformity of the sampling density to convolution speeds. Areas of high sampling density (for MRI typically the center of k-space) take longer to process than areas of low sampling density. This could reduce performance if some processors were partly stalled due to the lock stepping SIMD nature of the GPU. Although beyond the control of the GPU programmer, the GPU does minimize this problem by enforcing the SIMD model only subsets of its computational domain. This property suggests that it might be advantageous to limit each processors domain size somewhat.

Modern GPUs now offer affordable “parallel computers” providing a much higher “computational power per $^n$” ratios as CPU clusters or multicore CPUs. At the same time, the introduction of dedicated programming “interfaces” for general purpose computation on GPUs from both major hardware vendors has removed the necessity of knowing about computer graphics before migrating to this new platform. GPGPU is thus expected to have a huge potential for many iterative reconstruction algorithms in non-Cartesian imaging, e.g., SENSE [5], k−t BLAST and k−t SENSE [6], and [7]. Most applications of these algorithms are not currently being used routinely in clinical settings due to considerable reconstruction times. As each iteration contains both a gridding and an inverse gridding step, which together constitute the main reconstruction time, the presented work can significantly speed up these reconstructions and hopefully make them clinically feasible.

ACKNOWLEDGMENT

The authors would like to thank Dr. O. Østerby of the Department of Computer Science at the University of Aarhus, Denmark for valuable discussion and feedback.

REFERENCES


